

## ASM5P2304A

## 3.3V Zero Delay Buffer

#### Features

rev 1.5

- Zero input output propagation delay, adjustable by capacitive load on FBK input.
- Multiple configurations Refer "ASM5P2304A Configurations Table".
- Input frequency range: 15MHz to 133MHz
- Multiple low-skew outputs.
  - Output-output skew less than 200pS.
  - Device-device skew less than 500pS.
  - Two banks of four outputs.
- Less than 200pS Cycle-to-Cycle jitter (-1, -1H, -2, -2H).
- Available in space saving, 8 pin 150-mil SOIC packages.
- 3.3V operation.
- Advanced 0.35µ CMOS technology.
- Industrial temperature available.

#### **Functional Description**

ASM5P2304A is a versatile, 3.3V zero-delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other high-performance applications. It is available in 8 pin package. The part has an on-chip PLL which locks to an input clock presented on


**Block Diagram** 

the REF pin. The PLL feedback is required to be driven to FBK pin, and can be obtained from one of the outputs. The input-to-output propagation delay is guaranteed to be less than 250pS, and the output-to-output skew is guaranteed to be less than 200pS.

The ASM5P2304A has two banks of two outputs each. Multiple ASM5P2304A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 500pS.

The ASM5P2304A is available in two different configurations (Refer "ASM5P2304A Configurations Table). The ASM5P2304A-1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path. The ASM5P2304A-1H is the high-drive version of the -1 and the rise and fall times on this device are much faster.

The ASM5P2304A-2 allows the user to obtain REF and 1/2X or 2X frequencies on each output bank. The exact configuration and output frequencies depend on which output drives the feedback pin.



PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018 www.pulsecoresemi.com




### rev 1.5

#### ASM5P2304A Configurations

Device	Feedback From	Bank A Frequency	Bank B Frequency
ASM5P2304A-1	Bank A or Bank B	Reference	Reference
ASM5P2304A-1H	Bank A or Bank B	Reference	Reference
ASM5P2304A-2	Bank A	Reference	Reference /2
ASM5P2304A-2	Bank B	2 X Reference	Reference
ASM5P2304A-2H	Bank A	Reference	Reference/2
ASM5P2304A-2H	Bank B	2 X Reference	Reference

#### Zero Delay and Skew Control

For applications requiring zero input-output delay, all outputs must be equally loaded.



REF Input to CLKA/CLKB Delay Vs Difference in Loading between FBK pin and CLKA/CLKB pins


To close the feedback loop of the ASM5P2304A, the FBK pin can be driven from any of the four available output pins. The output driving the FBK pin will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input output delay. This is shown in the above graph.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally.



rev 1.5

## **Pin Configuration**



## Pin Description for ASM5P2304A

Pin #	Pin Name	Description	
1	REF <sup>1</sup>	Input reference frequency, 5V tolerant input	
2	CLKA1 <sup>2</sup>	Buffered clock output, bank A	
3	CLKA2 <sup>2</sup>	Buffered clock output, bank A	
4	GND	Ground	
5	CLKB1 <sup>2</sup>	Buffered clock output, bank B	
6	CLKB2 <sup>2</sup>	Buffered clock output, bank B	
7	V <sub>DD</sub>	3.3V supply	
8	FBK	PLL feedback input	

Notes:

1. Weak pull-down.

2. Weak pull-down on all outputs.

## 3.3V Zero Delay Buffer



## ASM5P2304A

## rev 1.5

## **Absolute Maximum Ratings**

Parameter	Min	Мах	Unit			
Supply Voltage to Ground Potential	-0.5	+7.0	V			
DC Input Voltage (Except REF)	-0.5	V <sub>DD</sub> + 0.5	V			
DC Input Voltage (REF)	-0.5	7	V			
Storage Temperature	-65	+150	°C			
Max. Soldering Temperature (10 sec)		260	°C			
Junction Temperature		150	°C			
Static Discharge Voltage (As per JEDEC STD22- A114-B)		2000	V			
Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device reliability.						

### **Operating Conditions for ASM5P2304A Commercial Temperature Devices**

Parameter	Description	Min	Мах	Unit
V <sub>DD</sub>	Supply Voltage		3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	0	70	°C
CL	Load Capacitance, from 15MHz to 100MHz		30	pF
CL	Load Capacitance, from 100MHz to 133MHz		15	pF
C <sub>IN</sub>	Input Capacitance <sup>3</sup>		7	pF

Note:

3. Applies to both Ref Clock and FBK.

Notice: The information in this document is subject to change without notice.



## rev 1.5

#### Electrical Characteristics for ASM5P2304A Commercial Temperature Devices

Parameter	Description	Test Conditions	Min	Мах	Unit
VIL	Input LOW Voltage			0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0		V
IιL	Input LOW Current	V <sub>IN</sub> = 0V		50.0	μA
Іін	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub>		100.0	μA
Vol	Output LOW Voltage <sup>4</sup>	I <sub>OL</sub> = 8mA (-1, -2) I <sub>OH</sub> = 12mA (-1H, -2H)		0.4	V
V <sub>он</sub>	Output HIGH Voltage <sup>4</sup>	I <sub>OL</sub> = -8mA (-1, -2) I <sub>OH</sub> = -12mA (-1H, -2H)	2.4		V
		Unloaded outputs 100MHz REF, Select inputs at $V_{DD}$ or GND		45.0	
IDD	Supply Current	Unloaded outputs, 66MHz REF (-1, -1H, -2, -2H)		32.0	mA
		Unloaded outputs, 33MHz REF (-1, -1H, -2, -2H)		18.0	

Note:

4. Parameter is guaranteed by design and characterization. Not 100% tested in production.



## ASM5P2304A

## rev 1.5

#### Switching Characteristics for ASM5P2304A Commercial Temperature Devices

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
1/t <sub>1</sub>	Output Frequency	30pF load, -1H, -2H devices	15		133	MHz
1/t <sub>1</sub>	Output Frequency	15pF load, -1, -2 devices	15		133	MHz
	Duty Cycle <sup>5</sup> = (t <sub>2</sub> / t <sub>1</sub> ) * 100 (-1, -2, -1H, -2H)	Measured at 1.4V, F <sub>OUT</sub> = 66.66MHz 30pF load	40.0	50.0	60.0	%
	Duty Cycle <sup>5</sup> = (t <sub>2</sub> / t <sub>1</sub> ) * 100 (-1, -2,-1H, -2H)	Measured at 1.4V, F <sub>OUT</sub> = <50MHz 15 pF load	45.0	50.0	55.0	%
t <sub>3</sub>	Output Rise Time <sup>5</sup> (-1, -2)	Measured between 0.8V and 2.0V 30pF load			2.20	nS
t3	Output Rise Time <sup>5</sup> (-1, -2)	Measured between 0.8V and 2.0V 15pF load			1.50	nS
t <sub>3</sub>	Output Rise Time⁵ (-1H, -2H)	Measured between 0.8V and 2.0V 30pF load			1.50	nS
t <sub>4</sub>	Output Fall Time <sup>5</sup> (-1, -2)	Measured between 2.0V and 0.8V 30pF load			2.20	nS
t4	Output Fall Time <sup>5</sup> (-1, -2)	Measured between 2.0V and 0.8V 15pF load			1.50	nS
t4	Output Fall Time⁵ (-1H, -2H)	Measured between 2.0V and 0.8V 30pF load			1.25	nS
	Output-to-output skew on same bank (-1, -2) <sup>5</sup>	All outputs equally loaded			200	
	Output-to-output skew (-1H, -2H)	All outputs equally loaded			200	1
t5	Output bank A -to- output bank B skew (-1, -2H)	All outputs equally loaded			200	pS
	Output bank A to output Bank B skew (-2)	All outputs equally loaded			400	
t <sub>6</sub>	Delay, REF Rising Edge to FBK Rising Edge⁵	Measured at $V_{DD}$ /2		0	±250	pS
t <sub>7</sub>	Device-to-Device Skew⁵	Measured at $V_{\mbox{\tiny DD}}/2$ on the FBK pins of the device		0	500	pS
t <sub>8</sub>	Output Slew Rate <sup>5</sup>	Measured between 0.8V and 2.0V using Test Circuit #2	1			V/nS
		Measured at 66.67MHz, loaded outputs, 15pF load			175	
tj	Cycle-to-cycle jitter ⁵ (-1, -1H, -2H)	Measured at 66.67MHz, loaded outputs, 30pF load			200	pS
		Measured at 25MHz, loaded outputs, 15pF load			100	
	Cycle-to-cycle jitter <sup>5</sup>	Measured at 66.67MHz, loaded outputs, 30pF load			400	
t,	(-2)	Measured at 66.67MHz, loaded outputs, 15pF load			375	pS
t <sub>LOCK</sub>	PLL Lock Time <sup>5</sup>	Stable power supply, valid clock presented on REF and FBK pins			1.0	mS

Note:

5. Parameter is guaranteed by design and characterization. Not 100% tested in production.



# ASM5P2304A

## rev 1.5

#### **Operating Conditions for ASM5I2304A Industrial Temperature Devices**

Parameter	Description	Min	Мах	Unit
V <sub>DD</sub>	Supply Voltage	3.0	3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	-40	85	°C
CL	Load Capacitance, from 15MHz to 100MHz		30	pF
CL	Load Capacitance, from 100MHz to 133MHz		15	pF
C <sub>IN</sub>	Input Capacitance <sup>6</sup>		7	pF

Note:

6. Applies to both Ref Clock and FBK.

#### Electrical Characteristics for ASM5I2304A Industrial Temperature Devices

Parameter	Description	Test Conditions	Min	Мах	Unit
VIL	Input LOW Voltage			0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0		V
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0V		50.0	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub>		100.0	μA
V <sub>OL</sub>	Output LOW Voltage <sup>7</sup>	I <sub>OL</sub> = 8mA (-1, -2) I <sub>OH</sub> = 12mA (-1H, -2H)		0.4	V
V <sub>он</sub>	Output HIGH Voltage <sup>7</sup>	I <sub>OL</sub> = -8mA (-1, -2) I <sub>OH</sub> = -12mA (-1H, -2H)	2.4		V
		Unloaded outputs 100MHz REF, Select inputs at $V_{DD}$ or GND		45.0	
I <sub>DD</sub>	Supply Current	Unloaded outputs, 66MHz REF (-1, -2)		35.0	mA
		Unloaded outputs, 33MHz REF (-1, -2)		20.0	

Note:

7. Parameter is guaranteed by design and characterization. Not 100% tested in production.



## **ASM5P2304A**

## rev 1.5

# Switching Characteristics for ASM5I2304A Industrial Temperature Devices All parameters are specified with loaded outputs

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
1/t <sub>1</sub>	Output Frequency	30pF load, -1H, -2H devices	15		133	MHz
1/t1	Output Frequency	15pF load, -1 and -2 devices	15		133	MHz
	Duty Cycle <sup>8</sup> = (t <sub>2</sub> / t <sub>1</sub> ) * 100 (-1, -2, -1H, -2H)	Measured at 1.4V, F <sub>OUT</sub> = <66.66MHz 30pF load	40.0	50.0	60.0	%
	Duty Cycle <sup>8</sup> = (t <sub>2</sub> / t <sub>1</sub> ) * 100 (-1, -2, -1H, -2H)	Measured at 1.4V, F <sub>our</sub> = <50 MHz 15pF load	45.0	50.0	55.0	%
t3	Output Rise Time <sup>8</sup> (-1, -2)	Measured between 0.8V and 2.0V 30pF load			2.50	nS
t <sub>3</sub>	Output Rise Time <sup>8</sup> (-1, -2)	Measured between 0.8V and 2.0V 15pF load			1.50	nS
t <sub>3</sub>	Output Rise Time <sup>8</sup> (-1H, -2H)	Measured between 0.8V and 2.0V 30pF load			1.50	nS
t <sub>4</sub>	Output Fall Time <sup>8</sup> (-1, -2)	Measured between 2.0V and 0.8V 30pF load			2.50	nS
t4	Output Fall Time <sup>8</sup> (-1, -2)	Measured between 2.0V and 0.8V 15pF load			1.50	nS
t4	Output Fall Time <sup>8</sup> (-1H, -2H)	Measured between 2.0V and 0.8V 30pF load			1.25	nS
	Output-to-output skew on same bank (-1, -2)8	All outputs equally loaded			200	
t <sub>5</sub>	Output-to-output skew (-1H, -2H)	All outputs equally loaded			200	pS
	Output bank A -to- output bank B skew (-1, -2H)	All outputs equally loaded			200	
	Output bank A -to- output bank B skew (-2)	All outputs equally loaded			400	
t <sub>6</sub>	Delay, REF Rising Edge to FBK Rising Edge <sup>8</sup>	Measured at $V_{DD}$ /2		0	±250	pS
t <sub>7</sub>	Device-to-Device Skew <sup>8</sup>	Measured at $V_{\text{DD}}/2$ on the FBK pins of the device		0	500	pS
t <sub>8</sub>	Output Slew Rate <sup>8</sup>	Measured between 0.8V and 2.0V using Test Circuit #2	1			V/nS
		Measured at 66.67MHz, loaded outputs, 15pF load			180	
tJ	Cycle-to-cycle jitter <sup>8</sup> (-1, -1H, -2H)	Measured at 66.67MHz, loaded outputs, 30pF load			200	pS
		Measured at 25MHz, loaded outputs, 15pF load			100	
t,	Cycle-to-cycle jitter <sup>8</sup>	Measured at 66.67MHz, loaded outputs, 30pF load			400	pS
-0	(-2)	Measured at 66.67MHz, loaded outputs, 15pF load			380	~~
t <sub>LOCK</sub>	PLL Lock Time <sup>8</sup>	Stable power supply, valid clock presented on REF and FBK pins			1.0	mS


Note: 8. Parameter is guaranteed by design and characterization. Not 100% tested in production.




rev 1.5

Switching Waveforms


**Duty Cycle Timing** 




All Outputs Rise/Fall Time




**Output - Output Skew** 



Input - Output Propagation Delay









## ASM5P2304A



## rev 1.5

## **Test Circuits**





For parameter  $t_{8}$  (output skew rate) on -1H devices


3.3V Zero Delay Buffer



rev 1.5

## Package Information

8-lead (150-mil) SOIC Package



	Dimensions			
Symbol	Inches		Millim	neters
	Min	Мах	Min	Max
A1	0.004	0.010	0.10	0.25
А	0.053	0.069	1.35	1.75
A2	0.049	0.059	1.25	1.50
В	0.012	0.020	0.31	0.51
С	0.007	0.010	0.18	0.25
D	0.193 BSC		4.90	BSC
Е	0.154 BSC		3.91	BSC
е	0.050 BSC		1.27 BSC	
Н	0.236	BSC	6.00 BSC	
L	0.016	0.050	0.41	1.27
θ	0°	8°	0°	8°

3.3V Zero Delay Buffer



rev 1.5

## **Ordering Codes**

Ordering Code	Marking	Package Type	Temperature
ASM5P2304AF-1-08-SR	5P2304AF-1	8-pin 150-mil SOIC-TAPE & REEL, Pb free	Commercial
ASM5P2304AF-1-08-ST	5P2304AF-1	8-pin 150-mil SOIC-TUBE, Pb free	Commercial
ASM5I2304AF-1-08-SR	5I2304AF-1	8-pin 150-mil SOIC-TAPE & REEL, Pb free	Industrial
ASM5I2304AF-1-08-ST	5I2304AF-1	8-pin 150-mil SOIC-TUBE, Pb free	Industrial
ASM5P2304AF-1H-08-SR	5P2304AF-1H	8-pin 150-mil SOIC-TAPE & REEL, Pb free	Commercial
ASM5P2304AF-1H-08-ST	5P2304AF-1H	8-pin 150-mil SOIC-TUBE, Pb free	Commercial
ASM5I2304AF-1H-08-SR	5I2304AF-1H	8-pin 150-mil SOIC-TAPE & REEL, Pb free	Industrial
ASM5I2304AF-1H-08-ST	5I2304AF-1H	8-pin 150-mil SOIC-TUBE, Pb free	Industrial
ASM5P2304AF-2-08-SR	5P2304AF-2	8-pin 150-mil SOIC-TAPE & REEL, Pb free	Commercial
ASM5P2304AF-2-08-ST	5P2304AF-2	8-pin 150-mil SOIC-TUBE, Pb free, Pb free	Commercial
ASM5I2304AF-2-08-SR	5I2304AF-2	8-pin 150-mil SOIC-TAPE & REEL, Pb free	Industrial
ASM5I2304AF-2-08-ST	5I2304AF-2	8-pin 150-mil SOIC-TUBE, Pb free	Industrial
ASM5P2304AF-2H-08-SR	5P2304AF-2H	8-pin 150-mil SOIC-TAPE & REEL, Pb free	Commercial
ASM5P2304AF-2H-08-ST	5P2304AF-2H	8-pin 150-mil SOIC-TUBE, Pb free	Commercial
ASM5I2304AF-2H-08-SR	5I2304AF-2H	8-pin 150-mil SOIC-TAPE & REEL, Pb free	Industrial
ASM5I2304AF-2H-08-ST	5I2304AF-2H	8-pin 150-mil SOIC-TUBE, Pb free	Industrial
ASM5P2304AG-1-08-SR	5P2304AG-1	8-pin 150-mil SOIC-TAPE & REEL, Green	Commercial
ASM5P2304AG-1-08-ST	5P2304AG-1	8-pin 150-mil SOIC-TUBE, Green	Commercial
ASM5I2304AG-1-08-SR	5I2304AG-1	8-pin 150-mil SOIC-TAPE & REEL, Green	Industrial
ASM5I2304AG-1-08-ST	5I2304AG-1	8-pin 150-mil SOIC-TUBE, Green	Industrial
ASM5P2304AG-1H-08-SR	5P2304AG-1H	8-pin 150-mil SOIC-TAPE & REEL, Green	Commercial
ASM5P2304AG-1H-08-ST	5P2304AG-1H	8-pin 150-mil SOIC-TUBE, Green	Commercial
ASM5I2304AG-1H-08-SR	5I2304AG-1H	8-pin 150-mil SOIC-TAPE & REEL, Green	Industrial
ASM5I2304AG-1H-08-ST	5I2304AG-1H	8-pin 150-mil SOIC-TUBE, Green	Industrial
ASM5P2304AG-2-08-SR	5P2304AG-2	8-pin 150-mil SOIC-TAPE & REEL, Green	Commercial
ASM5P2304AG-2-08-ST	5P2304AG-2	8-pin 150-mil SOIC-TUBE, Green	Commercial
ASM5I2304AG-2-08-SR	5I2304AG-2	8-pin 150-mil SOIC-TAPE & REEL, Green	Industrial
ASM5I2304AG-2-08-ST	5I2304AG-2	8-pin 150-mil SOIC-TUBE, Green	Industrial
ASM5P2304AG-2H-08-SR	5P2304AG-2H	8-pin 150-mil SOIC-TAPE & REEL, Green	Commercial
ASM5P2304AG-2H-08-ST	5P2304AG-2H	8-pin 150-mil SOIC-TUBE, Green	Commercial
ASM5I2304AG-2H-08-SR	5I2304AG-2H	8-pin 150-mil SOIC-TAPE & REEL, Green	Industrial
ASM5I2304AG-2H-08-ST	5I2304AG-2H	8-pin 150-mil SOIC-TUBE, Green	Industrial

## 3.3V Zero Delay Buffer


Giving you the edge

Pulse



rev 1.5

**Device Ordering Information** 



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.

13 of 14

rev 1.5



## ASM5P2304A



PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200 Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018 www.pulsecoresemi.com Copyright © PulseCore Semiconductor All Rights Reserved Part Number: ASM5P2304A Document Version: 1.5

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.